7 Improving Performance, Power, and Area by Optimizing Gear Ratio of Gate-Metal Pitches in Sub-10nm Node CMOS Designs, Yongchan Ban, GLOBALFOUNDRIES

9 Low Thermal Budget Amorphous Indium Tungsten Oxide Nano-Sheet Junctionless Transistors with Near Ideal Subthreshold Swing, Po-Yi Kuo, National Chiao Tung University

11 A Novel 3D AND-type NVM Architecture Capable of High-density, Low-power In-Memory Sum-of-Product Computation for Artificial Intelligence Application, Hang-Ting Lue, Macronix International Co., Ltd.

13 Nanosecond Laser Anneal for BEOL Performance Boost in Advanced FinFETs, Rinus T.P. Lee, GLOBALFOUNDRIES

16 High Endurance Self-Heating OTS-PCM Pillar Cell for 3D Stackable Memory, Chiao-Wen Yeh, Macronix International Co., Ltd.

20 Self-organized gate stack of Ge nanosphere/SiO2/Si1-xGex enables Ge-based monolithically-integrated electronics and photonics on Si platform, Po-Hsian Liao, National Central University

21 A 4M Synapses integrated Analog ReRAM based 66.5 TOPS/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture, Reiji Mochida, Panasonic Corporation


24 Selective Pore-Sealing of Highly Porous Ultralow-k dielectrics for ULSI Interconnects by Cyclic Initiated Chemical Vapor Deposition Process, Seong Jun Yoon, Korea Advanced Institute of Science and Technology (KAIST)

26 5x Reliability Enhanced 40nm TaOx Approximate-ReRAM with Domain-Specific Computing for Real-time Image Recognition of IoT Edge Devices, Yusuke Yamaga, Chuo University

33 3D sequential stacked planar devices on 300mm wafers featuring replacement metal gate junction-less top devices processed at 525°C with improved reliability, Anne Vandooren, imec

34 An over 120 dB wide-dynamic-range 3.0 μm pixel image sensor with in-pixel capacitor of 41.7 ff/um2 and high reliability enabled by BEOL 3D capacitor process, Masayuki Takase, Panasonic Corporation

36 Leakage aware Si/SiGe CMOS FinFET for low power applications, Gen Tsutsui, IBM

38 A 12nm FinFET Technology Featuring 2nd Generation FinFET for Low Power and High Performance Applications, Hsien-Ching Lo, GLOBALFOUNDRIES
44 10µW/cm²-Class High Power Density Silicon Thermoelectric Energy Harvester Compatible with CMOS-VLSI Technology, Motohiro Tomita, Waseda University


49 Next-generation Fundus Camera with Full Color Image Acquisition in 0-lx Visible Light by 1.12-micron Square Pixel, 4K, 30-fps BSI CMOS Image Sensor with Advanced NIR Multi-spectral Imaging System, Hirofumi Sumi, The University of Tokyo

50 SOT-MRAM 300mm integration for low power and ultrafast embedded memories, Kevin Garello, IMEC

52 True 7nm Platform Technology featuring Smallest FinFET and Smallest SRAM Cell by EUV, Special Constructs and 3rd Generation Single Diffusion Break, WC Jeong, Samsung Electronics Co., Ltd.

54 Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity, Yulong Li, IBM

61 High-sensitivity and low-power inertial MEMS-on-CMOS sensors using low-temperature-deposited poly-SiGe film for the IoT era, Hideyuki Tomizawa, Toshiba Corporation

62 From Memory to Sensor: ultra-Low Power and High Selectivity Hydrogen Sensor Based on ReRAM Technology, Zhiqiang Wei, Panasonic Corporation

64 An Energy Efficient FinFET-based Field Programmable Synapse Array (FPSA) Feasible for One-shot Learning on EDGE AI, J. L. Kuo, National Chiao Tung University

65 A Methodology to Improve Linearity of Analog RRAM for Neuromorphic Computing, Wei Wu, Tsinghua University

66 22-nm FD-SOI Embedded MRAM with Full Solder Reflow Compatibility and Enhanced Magnetic Immunity, Kangho Lee, GLOBALFOUNDRIES

71 8LPP Logic Platform Technology for Cost-Effective High Volume Manufacturing, Hwasung Rhee, Samsung Electronics Co., Ltd.

73 Highly Manufacturable Low Power and High Performance 11LPP Platform Technology for Mobile and GPU Applications, H.-J. Kim, Samsung Electronics Co., Ltd.

76 Design Technology Co-Optimization in advanced FDSOI CMOS around the Minimum Energy Point: body biasing and within-cell VT-mixing, Francois Andrieu, CEA-LETI

77 Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design, Ho-Jung Kang, Seoul National University

80 First demonstration of vertically-stacked Gate-All-Around highly strained Germanium nanowire p-FETs, Elena Capogreco, imec
81 Metal/P-type GeSn Contacts with Specific Contact Resistivity down to 4.4×10^-10 Ohm-cm^2, Ying Wu, National University of Singapore

83 The Complementary FET (CFET) for CMOS scaling beyond N3, Julien Ryckaert, imec

84 Analog Spike Processing with High Scalability and Low Energy Consumption Using Thermal Degree of Freedom in Phase Transition Materials, Takeaki Yajima, The University of Tokyo

87 High-Density and Fault-Tolerant Cu Atom Switch Technology Toward 28nm-node Nonvolatile Programmable Logic, Ryusuke Nebashi, NEC Corporation

90 Power-performance Trade-offs for Lateral NanoSheets on Ultra-Scaled Standard Cells, Marie Garcia Bardon, imec

94 Si/SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology, Geert Hellings, imec

95 Performance and Reliability of a Fully Integrated 3D Sequential Technology, Artemisia Tsiara, CEA-LETI

96 First demonstration of monocrystalline silicon macaroni channel for 3-D NAND memory devices, Romain Delhougne, imec

99 Integration of 2D Black Phosphorus Phototransistor and Silicon Photonics Waveguide System Towards Mid-Infrared On-Chip Sensing Applications, Li Huang, National University of Singapore

100 Record 47 mV/dec top-down vertical nanowire InGaAs/GaAsSb tunnel FETs, Alireza Alian, imec

106 High-speed Voltage Control Spintronics Memory (VoCSM) Having Broad Design Windows, Naoharu Shimomura, Toshiba Corporation

107 Comprehensive Thermal SPICE Modeling of FinFETs and BEOL with Layout Flexibility Considering Frequency Dependent Thermal Time Constant, 3D Heat Flows, Boundary/Alloy Scattering, and Interfacial Thermal Resistance with Circuit Level Reliability Evaluation, Jhih-Yang Yan, National Taiwan University

109 A low-power and high-speed True Random Number Generator using generated RTN, James Brown, Liverpool John Moores University

110 Hole mobility enhancement in extremely-thin-body strained GOI and SGOI pMOSFETs by improved Ge condensation method, Kwang-Won Jo, The University of Tokyo

115 InGaAs-on-Insulator MOSFETs Featuring Scaled Logic Devices and Record RF Performance, Cezar Zota, IBM

120 All-Electrical Control of a Hybrid Electron Spin/Valley Quantum Bit in SOI CMOS Technology, Louis Hutin, CEA-Leti
<table>
<thead>
<tr>
<th>Page</th>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>122</td>
<td>Achieving High-Scalability Negative Capacitance FETs with Uniform Sub-35 mV/dec Switch Using Dopant-Free Hafnium Oxide and Gate Strain</td>
<td>Chia-Chi Fan, National Chiao Tung University</td>
</tr>
<tr>
<td>126</td>
<td>Response Speed of Negative Capacitance FinFETs</td>
<td>Daewooong Kwon, University of California, Berkeley</td>
</tr>
<tr>
<td>127</td>
<td>Differentiated Performance and Reliability Enabled by Multi-Work Function Solution in RMG Silicon and SiGe MOSFETs</td>
<td>Ruqiang Bao, IBM</td>
</tr>
<tr>
<td>129</td>
<td>A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs</td>
<td>Kai Ni, University of Notre Dame</td>
</tr>
<tr>
<td>130</td>
<td>An In-depth Study of High-Performing Strained Germanium Nanowire pFETs</td>
<td>Jerome MITARD, imec</td>
</tr>
<tr>
<td>131</td>
<td>Electromigration Effects in Power Grids Characterized Using an On-Chip Test Structure with Poly Heaters and Voltage Tapping Points</td>
<td>Chen Zhou, University of Minnesota</td>
</tr>
<tr>
<td>133</td>
<td>Multiple Workfunction High Performance FinFETs for Ultra-low Voltage Operation</td>
<td>MITSUHIRO TOGO, GLOBALFOUNDRIES</td>
</tr>
<tr>
<td>140</td>
<td>Ultrahigh-Sensitive and CMOS Compatible ISFET Developed in BEOL of Industrial UTBB FDSOI</td>
<td>Getenet Tesega Ayele, STMicroelectronics</td>
</tr>
<tr>
<td>144</td>
<td>Embedded STT-MRAM in 28-nm FDSOI Logic Process for Industrial MCU/IoT Application</td>
<td>Yong Kyu Lee, Samsung Electronics Co., Ltd.</td>
</tr>
<tr>
<td>147</td>
<td>Novel In-Memory Matrix-Matrix Multiplication with Resistive Cross-Point Arrays</td>
<td>Yan Liao, Tsinghua University</td>
</tr>
<tr>
<td>148</td>
<td>Negative Capacitance, n-Channel, Si FinFETs: Bi-directional Sub-60 mV/dec, Negative DIBL, Negative Differential Resistance and Improved Short Channel Effect</td>
<td>Hong Zhou, University of California Berkeley</td>
</tr>
<tr>
<td>153</td>
<td>Te-based binary OTS selectors with excellent selectivity (&gt;1E5), endurance (&gt;1E8) and thermal stability (&gt;450°C)</td>
<td>Jongmyung Yoo, POSTECH</td>
</tr>
<tr>
<td>155</td>
<td>New methodology for evaluating minority carrier lifetime for process assessment</td>
<td>Kuniyuki Kakushima, Tokyo Institute of Technology</td>
</tr>
<tr>
<td>156</td>
<td>Non-Volatile Ternary Content Addressable Memory(TCAM) with Two Ge/GeOx/Al2O3/HfO2 MOS Diodes</td>
<td>Zhang Yi, Zhejiang University</td>
</tr>
<tr>
<td>158</td>
<td>Rare-Failure Oriented STT-MRAM Technology Optimization</td>
<td>Nuo Xu, Samsung Electronics Co., Ltd.</td>
</tr>
</tbody>
</table>
160  High Performance Mobile SoC Productization with 2nd Generation 10nm FinFET Technology and Extension to 8nm Scaling, Jun Yuan, Qualcomm Technologies, Inc

161  First Experimental Demonstration of Negative Capacitance InGaAs MOSFETs With Hf0.5Zr0.5O2 Ferroelectric Gate Stack, Quang-Ho Luc, National Chiao Tung University


167  Dependence of Reliability of Ferroelectric HfZrOx on Epitaxial SiGe Film with Various Ge Content, Kuen-Yi Chen, National Tsing Hua University

169  Half-bias Ioff reduction down to nA range of thermally and electrically stable high-performance integrated OTS selector, obtained by Se enrichment and N-doping of thin GeSe layers, Naga Sruti Avasarala, imec

172  A Near- & Short-Wave IR Tunable InGaAs Nanomembrane PhotoFET on Flexible Substrate for Lightweight and Wide-Angle Imaging Applications, Yida Li, National University of Singapore

173  Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond, Chando Park, Qualcomm Technologies, Inc

176  RX-PUF: Low Power, Dense, Reliable, and Resilient Physically Unclonable Functions Based on Analog Passive RRAM Crossbar Arrays, Mohammad Reza Mahmoodi, University of California Berkeley

178  High Performance High Density Gas-FET Array in Standard CMOS, Qian Yu, The Hong Kong University of Science and Technology

180  Selector Requirements for Tera-Bit Ultra-High-Density 3D Vertical RRAM, Zizhen Jiang, Stanford University

181  Demonstration of Ultra-Low Voltage pSTT-MRAM designed for compatibility with 0x node embedded LLC applications, Guenole Jan, TDK/Headway technologies

182  A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications, Matthew Jerry, University of Notre Dame

185  A Numerical Study of Polymorphic Phase Distribution and Interfacial Layer Effects for Sub-5 nm Negative Capacitance FETs, YingTsan Tang, NDL

187  GeSn p-FinFETs with Sub-10 nm Fin Width Realized on a 200 mm GeSnOI Substrate: Lowest SS of 63 mV/decade, Highest Gm,int of 900 µS/µm, and High-field µeff of 275 cm²/V·s, Dian Lei, NUS