

# High performance In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs fabricated on 300 mm Si substrate

M. L. Huang, S. W. Chang, M. K. Chen, Y. Oniki, H. C. Chen, C. H. Lin, W. C. Lee, C. H. Lin, M. A. Khaderbad, K. Y. Lee, Z. C. Chen, P. Y. Tsai, L. T. Lin, M. H. Tsai, C. L. Hung, T. C. Huang, Y. C. Lin, Y.-C. Yeo, S. M. Jang, H. Y. Hwang, Howard C.-H. Wang, and Carlos H. Diaz

Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu 300, Taiwan

Phone: +886-3-5636688 ext. 7222247, E-mail: lynchzzz@tsmc.com

## Abstract

In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs are fabricated on 300 mm Si substrate. High device performance with good uniformity across the wafer are demonstrated (SS=78 mV/dec., I<sub>on</sub>/I<sub>off</sub>~10<sup>5</sup>, DIBL=48 mV/V, g<sub>m</sub>=1510 μS/μm, and I<sub>on</sub>=301 μA/μm at V<sub>ds</sub>=0.5V with L<sub>g</sub>=120 nm device). The extrinsic field effect mobility of 1731 cm<sup>2</sup>/V-s with EOT~0.9nm is extracted by split-CV. Devices fabricated on 300mm Si have shown similar performances in SS and I<sub>on</sub> when benchmarked with device fabricated on lattice-matched InP substrate. In addition, an I<sub>on</sub> of 44.1 μA per fin is observed on the fin-height of 70 nm and the fin-width of 25nm, which is among the highest values reported for In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs to the best of our knowledge.

## Introduction

High electron mobility III-Vs semiconductors are promising for high-performance and low-power logic applications beyond Si channel. Hetero-epitaxial of high quality III-V on large scale Si platform and reducing the trap density in HK/III-V interface are critical challenges for fabricating high performance devices. Besides, in order to increase transistor density and improve electrostatic control of the channel, 3D architecture such as fins and nanowire are becoming essential in future applications. In this work, high quality In<sub>0.53</sub>Ga<sub>0.47</sub>As channel is epitaxially grown on 300 mm Si substrate. The fin structures are further fabricated using the combinations of dry and wet etching processes. The transfer/output characteristics, L<sub>g</sub> scaling properties, and carrier transport of In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFET at various fin-width are demonstrated.

## Device Fabrication

The process flow of In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFET devices is shown in Fig. 1. The InGaAs channel is directly grown on 300 mm Si(100) substrate via a metamorphic III-V buffer by MOCVD [1]. The fin is fabricated by dry and wet etching of InGaAs channel. Fig.2 shows the FinFET with fin height (FH) of 45 nm and fin width (FW) of ~15 nm. Those characteristics indicate a well-controlled fin-etching process. After dummy gate formation, the heavily doped n<sup>+</sup>InGaAs is epitaxial grown on the source/drain (S/D) regions by MOCVD to wrap around the fin. The dummy gate is then removed for gate stack deposition. The S/D contact metal and the top metal are then patterned and deposited on the wafer.

## Results and Discussion

The transfer characteristics of InGaAs planar ultra-thin body (UTB, channel thickness=10nm) and Fin- (FH=45nm) FET with EOT~0.9nm and L<sub>g</sub>=120nm at V<sub>ds</sub>=0.5V are compared. The subthreshold swing (SS), drain induced barrier lowering (DIBL), peak transconductance (g<sub>m</sub>), and drain current (I<sub>ds</sub>) as function of FW at V<sub>ds</sub>=0.5 V are shown in Fig. 3. By narrowing the FW from 50 to 20 nm, the gate control can be significantly improved. Once the FW < 30nm, FinFET exhibits better electrostatic control of the channel than the UTB-FET.

The typical transfer characteristics of L<sub>g</sub>= 1 μm and 120 nm devices (FW=25,FH=45 nm) demonstrate similar subthreshold behavior (Fig. 4 (a) and (b)) indicating the excellent electrostatic control of the FinFET. SS of 78 and 84 mV/dec.. are obtained at V<sub>ds</sub>=0.05V and 0.5V for L<sub>g</sub>=120 nm. DIBL and I<sub>on</sub>/I<sub>off</sub> are ~48 mV/V and of ~10<sup>5</sup>, respectively. The device with L<sub>g</sub>=120 nm exhibits g<sub>m</sub>=1510 μS/μm and I<sub>on</sub>=301 μA/μm at V<sub>ds</sub>=0.5V with I<sub>off</sub>=100 nA/μm (Fig. 5). Besides, a good output characteristics is exhibited in L<sub>g</sub>=120nm devices (Fig. 6). Moreover, the I<sub>on</sub> is gained from 34.6 to 44.1 uA/fin as the FH increased from 45 to 70 nm, as exhibited in Fig. 7. Device performances, including SS, DIBL, g<sub>m</sub>, and I<sub>ds</sub> scale well with L<sub>g</sub>, as shown in Fig. 8. In addition, the good uniformity with high g<sub>m</sub>(mean) of 1514 μS/μm (STD=1.9%) and low SS(mean) of 87 mV/dec (STD=3.3%) for L<sub>g</sub>=120nm device across a wafer demonstrates the manufacturability of III-V FET on 300 mm Si substrate, as shown in Fig. 9.

Fig. 10 shows the R<sub>on</sub> vs. L<sub>g</sub> plot. The external resistance (R<sub>ext</sub>) of 136±25 ohm-um is extracted by extrapolation of R<sub>on</sub> vs. L<sub>g</sub> plot. The specific contact resistivity (ρ<sub>c</sub>) and contact resistance (R<sub>c</sub>) of the metal-S/D junction and S/D sheet resistance (R<sub>sh</sub>) are determined by transmission line measurement (TLM) method. The ρ<sub>c</sub>, R<sub>c</sub>, and R<sub>sh</sub> is 1.0±0.2 x10<sup>-8</sup> Ω-cm<sup>2</sup>, 5.3±1.5 Ω-um, and 28.4±4 Ω-um, respectively (Fig. 11). The carrier transport and gate-control characteristics are measured by split C-V method. Fin-FET demonstrates faster accumulation/depletion/inversion transition features than planar UTB-FET (Fig. 12). The extracted field-effect mobility (μ<sub>FE</sub>) for In<sub>0.53</sub>Ga<sub>0.47</sub>As UTB- and Fin- FET with EOT=0.9nm is 2126 and 1731 cm<sup>2</sup>/V-s, respectively, as depicted in Fig. 13. Benchmarking of g<sub>m</sub> and I<sub>on</sub> vs. SS for In<sub>0.53</sub>Ga<sub>0.47</sub>As Fin- and gate-all-around (GAA) FET at V<sub>ds</sub>=0.5V and V<sub>gs</sub>=0.5V with I<sub>off</sub>=100nA/μm are shown in Fig. 14. Device performances are in similar trend with previously reported devices fabricated on InP substrate. The I<sub>on</sub> of 44.1 uA per fin in our In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFET on 300mm Si is among the highest values reported for In<sub>0.53</sub>Ga<sub>0.47</sub>As 3D FET on any known substrate materials.

## Conclusions

High performance In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs have been fabricated on 300 mm Si substrate. Systematic study of materials properties, dimensions effect, and devices characteristics exhibits that III-V FinFETs on 300 mm Si is a promising candidate for new generation high-performance and low-power device applications.

## References

- [1] M. L. Huang et. al., VLSI Tech. Dig., pp T204-205, 2015
- [2] N. Waldron et. al, IEDM Tech. Dig., pp 31.1.1-4, 2015
- [3] T.-W. Kim et. al., IEDM Tech. Dig., pp 16.3.1-4, 2013
- [4] M. Radosavljevic et. al., IEDM Tech. Dig., pp 33.1.1-4, 2011
- [5] J. J. Gu et. al., IEDM Tech. Dig., pp 27.6.1-4, 2012

### Process flow

- III-V epi. on 300mm Si
- Fin formation
- N<sup>+</sup>-S/D
- HK deposition
- MG deposition
- S/D contact metal dep.
- Metallization

Fig. 1 Process flow for the InGaAs FinFET fabrication. Fin dimension was controlled by InGaAs epi-layer thickness and dry/wet etch conditions.




Fig. 2 (a) Top view SEM and (b) cross-sectional TEM images of the InGaAs FinFET.




Fig. 3 (a)  $I_{ds}$ - $V_{gs}$  plot of UTB-FET ( $T=10\text{nm}$ ) and FinFET at  $V_{ds}=0.5\text{V}$ . (b) SS, (c) DIBL, (d)  $g_m$ , and (e)  $I_{ds}$  vs. FW for FinFET and UTB-FET.




Fig. 4 Transfer characteristics of (a)  $L_g=1\mu\text{m}$  and (b)  $L_g=120\text{nm}$  devices with  $FW=25$  and  $FH=45\text{nm}$ .




Fig. 5  $g_m$ - $I_{ds}$  and  $I_{ds}$ - $V_{gs}$  of  $L_g=120\text{nm}$  device at  $V_{ds}=0.5$  and  $0.05\text{V}$ , respectively.




Fig. 6  $I_{ds}$ - $V_{ds}$  of  $L_g=120\text{nm}$  device.




Fig. 7  $I_{on}$  characteristics with  $FW=45$  and  $70\text{nm}$  of  $L_g=120\text{nm}$  device.




Fig. 8 (a) SS, (b) DIBL, (c)  $g_m$  and (d)  $I_{on}$  vs. various  $L_g$ .




Fig. 9 The (a)  $g_m$  and (b) SS map across 300mm wafer, respectively. The good uniformity of  $L_g=120\text{nm}$  devices with high  $g_m$ (mean) of  $1514\ \mu\text{S}/\mu\text{m}$  (STD=1.9%) and low SS(mean) of  $87\ \text{mV}/\text{dec.}$  (STD=3.3%), respectively.




Fig. 10  $R_{on}$  vs.  $L_g$  of  $L_g=120\text{nm}$  device.




Fig. 11 TLM of metal-S/D junction.




Fig. 12 Split C-V characteristics of planar- ( $T=50\text{nm}$ ), UTB- ( $T=10\text{nm}$ ), and Fin- ( $FW=25\text{nm}$ ) FET.




Fig. 13 Extracted field effect mobility ( $\mu_{FE}$ ) vs.  $N_e$  for UTB-, and Fin- FET.




Fig. 14 Benchmarking of  $g_m$  (a) and  $I_{on}$  (b,c) vs. SS of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  Fin- and nanowire- FET at  $V_{ds}=0.5\text{V}$  and  $V_{gs}=0.5\text{V}$  with  $I_{off}=100\text{nA}/\mu\text{m}$ . The  $g_m$  and  $I_{on}$  data are selected from device  $FW=20\text{-}50\text{nm}$ .