

## 2016 VLSI Technology Symposium Accepted Papers

- 4** White Spots Reduction by Ultimate Proximity Metal Gettering at Carbon Complexes Formed underneath Contact Area in CMOS Image Sensors, Yamaguchi, *Renesas Electronics Corporation*
- 7** Demonstration of Record SiGe Transconductance and Short-Channel Current Drive in High-Ge-Content SiGe PMOS FinFETs with Improved Junction and Scaled EOT, Hashemi, *IBM*
- 15** Ultralow-Resistivity CMOS Contact Scheme with Pre-Contact Amorphization Plus Ti (Germano-)Silicidation, Yu, *Katholieke Universiteit Leuven & imec*
- 19** Demonstration of a sub-0.03  $\mu\text{m}^2$  High Density 6-T SRAM with Scaled Bulk FinFETs for Mobile SOC Applications Beyond 10nm Node, Wu, *Taiwan Semiconductor Manufacturing Company*
- 23** First demonstration and performance improvement of ferroelectric HfO<sub>2</sub>-based resistive switch with low operation current and intrinsic diode property, Fujii, *Toshiba Corporation*
- 25** Replacement High-K/Metal-Gate High-Ge-Content Strained SiGe FinFETs with High Hole Mobility and Excellent SS and Reliability at Aggressive EOT  $\sim 7\text{\AA}$  and Scaled Dimensions Down to Sub-4nm Fin Widths, Hashemi, *IBM*
- 26** Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND Flash Memory, Choi, *Kookmin University*
- 31** Reliability study of perpendicular STT-MRAM as emerging embedded memory qualified for reflow soldering at 260°C, Shih, *TSMC*
- 33** Sub-3 ns pulse with sub-100  $\mu\text{A}$  switching of 1x-2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS, Saida, *Corporate R&D Center, Toshiba Corporation*
- 34** Enabling monolithic 3D image sensor using large-area monolayer transition metal dichalcogenide and logic/memory hybrid 3D+IC, Yang, *National Nano Device Laboratories*
- 36** InGaAs Nanowire MOSFETs with  $\text{ION} = 555 \mu\text{A}/\mu\text{m}$  at  $\text{IOFF} = 100 \text{nA}/\mu\text{m}$  and  $\text{VDD} = 0.5 \text{V}$ , Zota, *Lund University*
- 38** Design / technology co-optimization of strain-induced layout effects in 14nm UTBB-FDSOI CMOS: enablement and assessment of continuous-RX designs, Berthelon, *STMicroelectronics*
- 39** Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates, Mertens, *imec*
- 40** A Novel Low Power Phase Change Memory Using Inter-Granular Switching, Lung, *Macronix*
- 43** Ultra low p-type SiGe contact resistance FinFETs with Ti silicide liner using cryogenic contact implantation amorphization and Solid-Phase Epitaxial Regrowth (SPER), Yang, *United Microelectronics Corp.(UMC)*
- 44** A ReRAM-based Physically Unclonable Function with Bit Error Rate  $< 0.5\%$  after 10 years at 125°C for 40nm Embedded Application, Yoshimoto, *Panasonic Semiconductor Solutions Corporation*
- 49** Deep Insight into Process-induced Pre-existing Traps and PBTI Stress-induced Trap Generations in High-k Gate Dielectrics through Systematic RTN Characterizations and Ab initio Calculations, Chen, *Toshiba Corporation*
- 51** Enabling High-Performance Heterogeneous TFET/CMOS Logic with Novel Circuits Using TFET Unidirectionality and Low-VDD Operation, Morris, *Components Research, Technology and Manufacturing Group, Intel Corporation*
- 52** A Monte Carlo Simulation Method to Predict Large-density NAND Product Memory Window from Small-array Test Element Group (TEG) Verified on a 3D NAND Flash Test Chip, Hsieh, *Macronix International Co., LTD.*

## 2016 VLSI Technology Symposium Accepted Papers

- 53** A 512×576 65-nm CMOS ISFET Sensor for Food Safety Screening with 123.8 mV/pH Sensitivity and 0.01 pH Resolution, Jiang, *Nanyang Technological University*
- 57** Understanding charge traps for optimizing Si-passivated Ge nMOSFETs, Ren, *Liverpool John Moores University*
- 59** A New Variation Plot to Examine the Interfacial-dipole Induced Work-function Variation in Advanced High-k Metal-gate CMOS Devices, Hsieh, *National Chiao Tung University*
- 61** RTN-based defect tracking technique: experimentally probing the spatial and energy profile of the critical filament region and its correlation with HfO<sub>2</sub> RRAM switching operation and failure mechanism, Chai, *Dept. of Electronics & Electr. Eng., Liverpool John Moores University, Liverpool L3 3AF, UK*
- 62** Complementary III-V Heterojunction Lateral NW Tunnel FET Technology on Si, Cutaia, *IBM Research - Zurich*
- 64** A 2nd Generation of 14/16nm-node compatible strained-Ge pFINFET with improved performance with respect to advanced Si-channel FinFETs, Mitard, *imec*
- 67** Four-Layer 3D Vertical RRAM Integrated with FinFET as a Versatile Computing Unit for Brain-Inspired Cognitive Information Processing, Li, *Stanford University, USA*
- 68** First Demonstration of InGaAs/SiGe CMOS Inverters and Dense SRAM Arrays on Si Using Selective Epitaxy and Standard FEOL Processes, Czornomaz, *IBM Research GmbH*
- 69** Novel N/PFET V<sub>t</sub> control by TiN Plasma Nitridation for Aggressive Gate Scaling, TOGO, *GLOBALFOUNDRIES*
- 72** Selective GeO<sub>x</sub>-Scavenging from Interfacial Layer on Si<sub>1-x</sub>Ge<sub>x</sub> Channel for High Mobility Si/Si<sub>1-x</sub>Ge<sub>x</sub> CMOS Application, Lee, *IBM Research*
- 73** One-Transistor Ferroelectric Versatile Memory: Strained-Gate Engineering for Realizing Energy-Efficient Switching and Fast Negative-Capacitance Operation, Chiu, *National Chiao-Tung University*
- 74** Application of CVS and VRS method for correlation of logic CMOS wear out to discrete device degradation based on Ring Oscillator circuits, Kerber, *GLOBALFOUNDRIES*
- 76** Versatile TLC NAND Flash Memory Control to Reduce Read Disturb Errors by 85% and Extend Read Cycles by 6.7-times of Read-Hot and Cold Data for Cloud Data Centers, Kobayashi, *Department of Electrical, Electronic, and Communication Engineering, Graduate school of Science and Engineering*
- 80** A sub-ns three-terminal spin-orbit torque induced switching device, Fukami, *Tohoku University*
- 81** Fully CMOS Compatible 3D Vertical RRAM with Self-aligned Self-selective Cell Enabling Sub-5nm Scaling, Xu, *Institute of Microelectronics of the Chinese Academy of Sciences*
- 83** Zero-thickness Multi Work Function Solutions for N7 bulk FinFETs, Ragnarsson, *imec*
- 85** Random Telegraph Noise (RTN) in 14nm Logic Technology: High Volume Data Extraction and Analysis, Dongaonkar, *Advanced Design, Intel Corporation, Hillsboro OR*
- 91** Gate Stack Solutions in Gate-First FDSOI Technology to meet High Performance, Low Leakage, VT centering and Reliability Criteria, Weber, *CEA-LETI*
- 93** Low-Power, High-Performance S-NDR Oscillators for Stereo (3D) Vision using Directly-Coupled Oscillator Networks, Sharma, *Carnegie Mellon University*

## 2016 VLSI Technology Symposium Accepted Papers

- 94 Junctionless Gate-All-Around Lateral and Vertical Nanowire FETs with Simplified Processing for Advanced Logic and Analog/RF Applications and Scaled SRAM Cells, Veloso, Imec**
- 95 Smart Solutions for Efficient Dual Strain Integration for Future FDSOI Generations, BONNEVIALLE, CEA LETI, STMicroelectronics, CEMES-CNRS**
- 96 InAs Nanowire GAA n-MOSFETs with 12-15 nm Diameter, Vasen, TSMC Europe**
- 98 28nm FDSOI Technology Sub-0.6V SRAM V<sub>min</sub> Assessment for Ultra Low Voltage Applications, Ranica, ST Microelectronics**
- 102 Si FinFET based 10nm Technology with Multi V<sub>t</sub> Gate Stack for Low Power and High Performance Applications, Cho, Samsung Electronics**
- 106 Record mobility ( $\mu_{\text{eff}} \sim 3100 \text{ cm}^2/\text{V}\cdot\text{s}$ ) and reliability performance ( $V_{\text{ov}} \sim 0.5\text{V}$  for 10yr operation) of In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS devices using improved surface preparation and a novel interfacial layer, Vais, IMEC/KU Leuven, Belgium**
- 107 High-Density User-Programmable Logic Array Based on Adjacent Integration of Pure-CMOS Crossbar Antifuse into Logic CMOS Circuits, Yasuda, Toshiba Corporation**
- 109 Demonstration of an InGaAs gate stack with sufficient PBTI reliability by thermal budget optimization, nitridation, high-k material choice, and interface dipole, Franco, imec, Belgium**
- 110 Extremely Low Power C-Axis Aligned Crystalline In-Ga-Zn-O 60 nm Transistor Integrated with Industry 65 nm Si MOSFET for IoT Normally-Off CPU Application, wu, United Microelectronics Corporation, Singapore**
- 111 Robust Cu Atom Switch with over-400oC thermally tolerant Polymer-solid Electrolyte (TT-PSE) for Nonvolatile Programmable Logic, Okamoto, NEC Corporation**
- 113 Variability-aware TCAD Based Design-Technology Co-Optimization Platform for 7nm Node Nanowire and Beyond, Wang, Peking Univerasity**
- 114 Direct three-dimensional observation of the conduction in poly-Si and In<sub>1-x</sub>Ga<sub>x</sub>As 3D NAND vertical channels, Celano, imec**
- 119 Top-down InGaAs Nanowire and Fin Vertical FETs with Record Performance, Ramesh, KU Leuven, ESAT, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium, IMEC, Kapeldreef 75, B-3001 Leuven, Belgium**
- 123 Hot Carrier Degradation in Nanowire Transistors: Physical mechanisms, Width dependence and Impact of Self-Heating, LAURENT, CEA-LETI**
- 131 Random Soft Error Suppression by Stoichiometric Engineering: CMOS Compatible and Reliable 1Mb HfO<sub>2</sub>-ReRAM with 2 Extra Masks for Embedded IoT Systems, Ho, Winbond Electronics Corporation**
- 132 Retention, disturb and variability improvements enabled by local chemical-potential tuning and controlled Hour-Glass filament shape in a novel W\WO<sub>3</sub>\Al<sub>2</sub>O<sub>3</sub>\Cu CBRAM, Goux, imec**
- 137 Novel RRAM-enabled 1T1R synapse capable of low-power STDP via burst-mode communication and real-time unsupervised machine learning, Ambrogio, Politecnico di Milano**
- 138 Germanium-Tin Heterojunction Phototransistor: Towards High-Efficiency Low-Power Photodetection in Short-Wave Infrared Range, Wang, National University of Singapore**

## 2016 VLSI Technology Symposium Accepted Papers

- 140** Advanced a-VMCO resistive switching memory through inner interface engineering with wide ( $>1e2$ ) on/off window, tunable uA-range switching current and excellent variability, Govoreanu, *imec*
- 145** Monolayer MoS<sub>2</sub> FETs with Sub-10 nm Channel Formed by Directed Self-Assembly, Nourbakhsh, *Massachusetts Institute of Technology*
- 147** First demonstration of a CMOS over CMOS 3D VLSI CoolCube integration on 300mm wafers, Brunet, *CEA, Leti, MINATEC Campus*
- 148** RTN and Low Frequency Noise on Ultra-scaled Near-ballistic Ge Nanowire nMOSFETs, Wu, *Purdue University, USA, Nanjing University, China, Zhejiang University, China*
- 152** Performance improvement of In<sub>x</sub>Ga<sub>1-x</sub>As Tunnel FETs with Quantum Well and EOT scaling, Ahn, *The university of Tokyo, JST CREST*
- 153** Scalability of InGaAs Gate-All-Around FET integrated on 300mm Si platform: Demonstration of channel width down to 7nm and L<sub>g</sub> down to 36nm, Zhou, *IMEC*
- 159** Sub- $2 \times 10^{-9} \Omega\text{-cm}^2$  N- and P-Contact Resistivity with Si:P and Ge:Ga Metastable Alloys for FinFET CMOS Technology, Niimi, *GLOBALFOUNDRIES Inc.*
- 165** FINFET Technology Featuring High Mobility SiGe Channel for 10nm and Beyond, Guo, *IBM*
- 166** Integration of Neural Sensing Microsystem with TSV-embedded Dissolvable  $\mu$ -Needles Array, Biocompatible Flexible Interposer, and Neural Recording Circuits, Huang, *National Chiao Tung University*
- 167** High Performance CMOS FDSOI Devices activated at Low Temperature, Pasini, *CEA-LETI, STMicroelectronics, IMPE-LAHC*
- 175** High aspect ratio InGaAs FinFETs with sub-20 nm fin width, Vardi, *MIT*
- 177** Ti and NiPt/Ti Liner Silicide Contacts for Advanced Technologie, ADUSUMILLI, *IBM Research, Albany, NY*
- 179** A Highly Scalable Poly-Si Junctionless FETs Featuring a Novel Multi-Stacking Hybrid P/N Layer and Vertical Gate with Very High Ion/Ioff for 3D Stacked ICs, Cheng, *National Tsing Hua University, National Chiao Tung University*
- 180** Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at  $\leq 7\text{nm}$  nodes, Song, *Qualcomm*
- 183** Back-illuminated voltage-domain global shutter CMOS image sensor with  $3.75\mu\text{m}$  pixels and dual in-pixel storage nodes, Stark, *University of Edinburgh, UK*
- 185** GDOT: A Graphene-Based Nanofunction for Dot-Product Computation, Wang, *Stanford University*
- 189** Circuit Performance Analysis of Negative Capacitance FinFETs, Khandelwal, *Dept. of EECS, University of California, Berkeley*
- 194** Te-Based Amorphous Binary OTS Device with Excellent Selector Characteristics for X-point Memory Applications, Koo, *Pohang University of Science and Technology (POSTECH)*
- 200** Ultra-Low NMOS Contact Resistivity Using a Novel Plasma-Based DSS Implant and Laser Anneal for Post 7 nm Nodes, Ni, *Applied Materials*

## 2016 VLSI Technology Symposium Accepted Papers

- 201** Monolithic Phase-transition-FET Exhibiting Steep Switching Slope of 8mV/decade and 36% Enhanced ON Current, Frougier, *The Pennsylvania State University*
- 202** Statistical Limits of Contact Resistivity Due to Atomistic Variation in Nanoscale Contacts, Shine, *Stanford University*
- 205** Full Chip Integration of 3-D Cross-Point ReRAM with Leakage-Compensating Write Driver and Disturbance-Aware Sense Amplifier, Lee, *POSTECH*
- 210** Study of wake-up and fatigue properties in doped and undoped ferroelectric HfO<sub>2</sub> in conjunction with piezo-response force microscopy analysis, Shibayama, *The University of Tokyo*
- 211** High performance In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs fabricated on 300 mm Si substrate, Huang, *TSMC*
- 212** Achieving Sub-ns switching of STT-MRAM for future embedded LLC applications through improvement of nucleation and propagation switching mechanisms, Jan, *Headway technologies*
- 213** Ultra Low Power Coupled Oscillator Arrays for Computer Vision Applications, Shukla, *University of Notre Dame*
- 216** Complete Extraction of Defect Bands Responsible for Instabilities in n and pFinFETs, Rzepa, *TU Wien*
- 222** MoS<sub>2</sub> U-shape pMOSFET with 10 nm Channel Length and Doped Poly-Si MoS<sub>2</sub> U-shape pMOSFET with 10 nm Channel Length and Doped Poly-Si Source/Drain Serving as Seed for Full Wafer CVD MoS<sub>2</sub> Availability, Kai-Shin, *ksli@narlabs.org.tw*
- C073** Novel Pixel Structure with Stacked Deep Photodiode to Achieve High NIR Sensitivity and High MTF, takahashi.hiroki@tpsemico.com, *TowerJazz*